

General Description

CWT1504M can deliver up to 15W as a highly-integrated single-chip wireless medium power transmitter IC considering the private protocol-based fast charging. It can be configured to receive its input power from USB or AC adapter. Our chip integrates a power amp driver, a precise clock generator for PA frequency control, and communication controllers which use Amplitude Shift Keying (ASK) and Frequency Shift Keying (FSK). CWT1504M can support precise fixed frequency PA operation with external crystal. Our chip includes a 32-bit ARM Cortex M0 processor and a 1M-bit Flash memory in order to offer high level of programmability according to its applications. Communication and control units (CCU) can accommodate WPC protocol including fault condition handling associated with power transfer. The CCU supports the foreign object detection (FOD) extension. Also, the chip includes over-temperature and voltage protection.

Features Overview

- WPC-1.2.4 compliant for MP-A2/MP-A11/MP-A13 medium power specification
- High-efficiency power transfer system supporting baseline power profile (<5W) and extended power profile (<15W) for the Qi-certification.
 - Overall system efficiency up to 90%
- Input operating voltage of 4.5V to 13.0V, supporting USB and AC adapter
- Integrated pre-amplify drivers for external power amp
- Integrated 32-bit ARM Cortex M0 processor
- Integrated 1M-bit NOR flash memory for program
- Bi-directional channel communication
 - ASK demodulation for PRx to PTx
- 12-bit ADC for voltage/current measurement
- I2C programmable interface
- Foreign object detection
- Precise current sensor
- Over voltage protection
- Over current limit
- Over temperature protection
- Optional external power amp configuration
- 128-bit One-Time-Programmable Device
- Low stand-by power

Applications

- Quick-charging Wireless charging pad
- Wireless power solutions for Mobile Applications

1. Description for Implementation




Figure 1. CWT1504M Block Diagram

1.1 Overview

A wireless power charging system is composed of transmitter and receiver. In general, wireless power transmitter will transfer AC power using a power amplifier through a TX inductor coil. Then wireless power receiver will receive AC power through an RX inductor coil which is strongly coupled with the TX coil. In transmitter part, power amplifier (PA) will change the DC power to AC power and transfer the AC power to the TX coil.

Figure1 shows the block diagram of CWT1504M wireless charging transmitter IC. CWT1504M transmitter will support power transfer up to 15W and it is compliant with WPC 1.2.4 standard. It consists of power amp driver, step down DC-DC converter, internal LDOs, ADC, 32-bit ARM M0 MCU, 1M-bit Flash memory, SRAM and etc.

1.2 Crystal OSC Driver

CWT1504M employs an internal negative Gm driver in order to drive external crystal. CWT1504M can implement the precise power transfer frequency by using this crystal oscillator. Some applications often require accurate PA frequency implementation. With an external crystal, CWT1504M can tune to tens of ppm accurately.

On the other hand, CWT1504M also supports the internal oscillator. For applications which do not require the correct frequency, we can lower the BOM by using the

1.3 Power Amp Driver

The power amplifier of CWT1504M consists of four external power NLD MOSs and internal driver circuits. The power amp driver also includes boosting circuits for driving external high side NLD MOS. Each gate control signal can be adjusted by internal control and MCU.

The power amplifier of CWT1504M converts input DC power to AC power and transfers it directly to the TX coil. Since power amplifier directly influences the overall transmitter efficiency, the gate control of power MOSFET switches is very important. The power amp driver of CWT1504M changes its switching frequency and duty cycle according to the load current and feedback from the receiver.

1.4 ASK Demodulator

In the Qi standard, RX to TX communication is accomplished by amplitude shift keying (ASK) modulation with a bit rate of 2Kbps. CWT1504M power transmitter uses an external peak detection circuit and an internal comparator circuit for ASK demodulation. The external peak detection circuit include diode and filtering capacitors and resistors. The ASK demodulator in CWT1504M demodulates the WPC standard 2kHz bi-phase signal from the power receiver.

1.5 FSK Modulator

The Qi extended power profile (EPP) uses two-way communication for power transfer. In the Qi standard, TX to RX communication is accomplished by frequency shift keying (FSK) modulation over the power signal frequency.

CWT1504M power transmitter uses FSK modulation for transmitting protocol data to the power receiver. It changes the period of the power transfer signal by counting the internal 60MHz oscillator. The frequency deviation between the base operating frequency f_{OP} and the modulation frequency f_{MOD} is designed according to the Qi EPP standard.

1.6 ADC

CWT1504M power transmitter employs 12-bit SAR ADC because it has low power, small area characteristics and moderate speed performance. ADC monitors important internal voltages and currents and gives the system information to the digital controller.

1.7 Protection

CWT1504M power transmitter employs various protection schemes in order to prevent system damage. When the external power amplifier current is too large, the OCL (Over Current Limit) function will limit the output current. When the temperature inside or outside the chip is too high, the OTP (Over Temperature Protection) function will shut down the transmitter system to prevent damage resulting from excessive thermal stress under fault conditions.

1.8 Digital Controller

Digital controller of CWT1504M is composed of a 32-bit ARM Cortex M0 processor, 1M-bit Flash memory, OTP, SRAM for program and data memory, etc. Digital controller controls all the analog blocks and entire system to perform power transfer operation according to the wireless power transfer Qi standard. CWT1504M supports the eight GPIO pins and two of them can be dedicated to I2C interface for communication with external host.

2. Pin-out and description




Figure 2. CWT1504M Pin Configuration (QFN 40-pin 5mm x 5mm, 0.4mm pitch)

2.1 Pin Description

| Pin Number | Name | Type | Description |
|------------|-------------------------|------|--|
| 1 | VPP | I | 8V high voltage power for OTP programming. During the normal operation, connect this pin to LDO33. |
| 2 | LDO33 | O | Internal 3.3V LDO output pin for capacitor connection. |
| 3 | LDO18 | O | Internal 1.8V LDO output pin for capacitor connection. |
| 5 | XTAL_IN | I | External crystal input |
| 6 | VIN | I | DC power input for power transmission. |
| 7 | LDO50 | O | Internal 5V LDO output pin for capacitor connection. |
| 8 | XTAL_OUT | O | External crystal output |
| 9 | ENB | I | Active-low enable pin for the entire chip. |
| 10 | NC | | Recommended to connect to GND |
| 11/12/38/4 | LED1/LED2 /LED3/LED4 | O | Push-Pull output for LE |

| | | | |
|--------|--------------|-----|--|
| 13 | VDD_IO | I | Input power supply for GPIO0-7. The operating range of this pin is 1.65-3.6V. |
| 14 | GPIO0_SCL | I/O | General purpose input/output 0. This pin can be dedicated for I ² C clock input for internal register access. |
| 15 | GPIO1_SDA | I/O | General purpose input/output 1. This pin can be dedicated for I ² C data input/output for internal register access. |
| 16 | GPIO2_SCK | O | Serial interface clock. |
| 17 | GPIO4_MOSI | I/O | Master data output. Slave data input. Multi TX communication |
| 18 | GPIO3_CSN | I/O | FLASH SPI select pin (When TEST_EN = 1, this pin is input mode. Normally output) |
| 19 | GPIO5_MISO | I/O | Master data input. Slave data output. Multi TX check |
| 20, 21 | GPIO6, GPIO7 | I/O | General purpose input/output [6:7]. |
| 22 | PA_GH2 | O | PA gate driver output for the high side FET of half bridge 2. |
| 23 | PA_BST2 | I | PA bootstrap capacitor connection pin for driving the high-side FET of half bridge 2. |
| 24 | PA_SW2 | I | PA switching node for half bridge 2. |
| 25 | PA_GL2 | O | PA gate driver output for the low side FET of half bridge 2. |
| 26 | GND_DRV | | Ground for PA driver. |
| 27 | PA_GL1 | O | PA gate driver output for the low side FET of half bridge 1. |
| 28 | PA_SW1 | I | PA switching node for half bridge 1. |
| 29 | PA_BST1 | I | PA bootstrap capacitor connection pin for driving the high-side FET of half bridge 1. |
| 30 | PA_GH1 | O | PA gate driver output for the high side FET of half bridge 1. |
| 31 | VDD_DRV | I | Input power supply for the PA drivers. |
| 32 | PA_BRG | I | PA bridge voltage sensing pin. |
| 33 | PROG | I/O | I: Download ID pin and O: Debugging purpose |
| 34 | EXT_TS | I | External temperature sensor input. Connect this pin to external NTC thermistor. If not used, connect this pin to LDO33. |
| 35 | DMOD_VIN | I | Voltage sensing input pin for ASK demodulation. |
| 36 | ADC1 | I | This pin could be used for ADC input according to the applications requirement. If not used, reserve it floating. |
| 37 | TEST_EN | I | Digital TEST Enable, if not used, connect it to GND. |
| 39 | IS_INN | I | Input current sensor negative input. |
| 40 | IS_INP | I | Input current sensor positive input. |
| | EPAD | | EPAD (Exposed PAD) pin must be connected to GND. |

3. Application Guide




Figure 3. CWT1504M Typical Application Diagram

3.1 Transmitter Coil and Resonant Capacitors

The transmitter coil design is related to the overall system application. The coil inductance, shape and material can be chosen according to its applications. However, it must comply with the WPC recommendations which include the self-inductance value, DC resistance, Q factor, etc. The resonant circuits of the power transmitter consist of an inductance L_p , a capacitance C_p , and a resistance R_p , where the R_p is the parasitic resistance. With respect to TX coil and capacitor, the resonant frequency f_p and the quality factor Q_p can be calculated by the following equations.

$$f_p = \frac{1}{2\pi\sqrt{L_p C_p}}$$

$$Q_p = \frac{2\pi f_p L_p}{R_p}$$

The resonant frequency f_p and the quality factor Q_p must be in the range of WPC recommendation.

3.2 Power MOSFETs and Boost Capacitors

As shown in Figure 3, CWT1504M power transmitter uses four external power MOSFETs for the power amplifier configuration. Since the input voltage range of CWT1504M is 4.5 to 13.0V, the external power MOSFETs should be high voltage devices. CWT1504M power transmitter uses two high side N-channel MOSFETs to improve efficiency and uses boosting circuits. The external MOSFETs should be 30V N-channel LDMOS.

As explained, two external bootstrap capacitors C_{BOOST1} and C_{BOOST2} are needed to drive the high-side FETs of external power amplifier. Bootstrap capacitors should have voltage rating of more than 25V and their recommended capacitances are 0.1uF.

3.3 Output Regulating Capacitors

As shown in Figure 3, internal LDOs' output LDO50, LDO33, LDO18 should be connected to external capacitor for voltage regulation. Typical recommended capacitance values are $C_{LDO50}=1\mu F$, $C_{LDO33}=1\mu F$, $C_{LDO18}=1\mu F$, respectively.

3.4 Input Current Sensing Resistor

The CWT1504M power transmitter uses an external resistor for the PA input current path to sense the input current. The sensing resistor tolerance should be less than 1% to meet the WPC FOD specification. Also, the current capacity of the resistor must be large because its maximum current reaches up to 2A.

3.5 External Temperature Sensor

When the temperature inside or outside the chip is too high, the OTP (Over Temperature Protection) function will send the EPT packet to transmitter or shutdown the receiver system. In order to sense the temperature outside chip, connect EXT_TS pin to external NTC (Negative temperature Coefficient) thermistor as shown in Figure 3. The NTC thermistor should be placed close to the heat emission device.

The EXT_TS voltage V_{EXT_TS} can be calculated as follows,

$$V_{EXT_TS} = V_{LDO33} \times \frac{R_{NTC}}{R_{TS1} + R_{NTC}}$$

In this equation, V_{LDO33} is 3.3V from the internal LDO.

The MCU in the CWT1504M compares the quantitative value of V_{EXT_TS} which are generated by ADC with programmable internal reference values. After choosing the appropriate NTC thermistor, you can design R_{TS1} and R_{NTC} according to your thermal protection specification. Table 1 shows the EXT_TS thermal protection design example. In this example, the hot temperature threshold is designed to be 70°C. You can change the hot temperature threshold according to your application by changing the R_{TS1} resistor.

Table 1. EXT_TS Thermal Protection Design Example

| Temp [°C] | V_{LDO33} [V] | R_{NTC} [kΩ] | R_{TS1} [kΩ] | V_{TS_EOC} [V] | ADC_Val [Dec.] | Status |
|-----------|-----------------|----------------|----------------|-------------------|----------------|--------------------|
| 20 | 3.3 | 12.50 | 15 | 1.500 | 3413 | Normal case |
| 30 | 3.3 | 8.05 | 15 | 1.152 | 2623 | |
| 40 | 3.3 | 5.32 | 15 | 0.863 | 1965 | |
| 50 | 3.3 | 3.59 | 15 | 0.637 | 1450 | |
| 60 | 3.3 | 2.48 | 15 | 0.467 | 1064 | |
| 70 | 3.3 | 1.74 | 15 | 0.343 | 781 | End Power Transfer |
| 80 | 3.3 | 1.25 | 15 | 0.253 | 576 | |
| 90 | 3.3 | 0.91 | 15 | 0.188 | 429 | |

3.6 PCB Layout Guide

- Keep the trace resistance as low as possible on large current nets associated with the external power MOSFETs.
- Resonant capacitor C_p needs to be as close to the device as possible.
- Boost capacitors (C_{BOOST1} , C_{BOOST2}) need to be as close to the device as possible.
- Output regulating capacitors C_{LD050} , C_{LD033} and C_{LD018} need to be as close to the device as possible.

4. Package Outline




Figure 4. QFN 40-pin Package Outline, 5.0mm x 5.0mm, 0.4mm pitch

5. Electrical Characteristics

5.1 Absolute Maximum Rating

| PIN | Parameter | Rating | Unit |
|---|-----------|-------------|------|
| VIN, ENB, PA_GH2, PA_BST2 PA_SW2, PA_SW1, PA_BST1, PA_GH1, PA_BRG IS_INP, IS_INN | Voltage | -0.3 to 24 | V |
| VPP | Voltage | -0.3 to 8 | V |
| LDO33, LDO50, PA_GL2, PA_GL1, VDD_DRV PROG, EXT_TS, DMOD_VIN, COIL_VIN, TEST_EN | Voltage | -0.3 to 6 | V |
| LED1, LED2, LED3, LED4, VDD_IO, GPIO0_SCL, GPIO1_SDA SCK, MOSI, MISO, CSN, GPIO6, GPIO7 | Voltage | -0.3 to 4 | V |
| LDO18, XTAL_IN, XTAL_OUT | Voltage | -0.3 to 2 | V |
| GND_DRV | Voltage | -0.3 to 0.3 | V |

5.2 Recommended Operating Condition

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-----------------|--|------|-------|------|------|
| V _{IN} | DC power input for power transmission. | 4.5 | 12.0V | 13.0 | V |
| T _J | Junction temperature | -40 | | 125 | °C |
| T _A | Ambient temperature | -40 | | 85 | °C |

5.3 Device Characteristics

| Symbol | Description | Conditions | Min. | Typ. | Max. | Unit |
|---|--|----------------------------------|------|------|------|------|
| Input Supply and Current Consumption | | | | | | |
| V _{IN} | Input supply voltage range | | 4.5 | 12.0 | 13.0 | V |
| V _{UVLO} | Under voltage lockout (V _{UVLO_F}) | V _{IN} : 4.60V to 3.90V | 4.05 | 4.2 | 4.35 | V |
| | Under voltage lockout (V _{UVLO_R}) | V _{IN} : 3.90V to 4.60V | 4.15 | 4.3 | 4.45 | V |
| V _{UVLO_HYS} | Under voltage lockout hysteresis | | 25 | 200 | 400 | mV |
| I _{ACTIVE} | Input current at power transfer mode | V _{IN} =5V | 9.5 | 11 | 13 | mA |
| | | V _{IN} =9V | 10 | 12 | 14 | mA |
| | | V _{IN} =12V | 10 | 12.7 | 15 | mA |
| I _{IDLE} | Input current at idle mode (periodic ping) | V _{IN} =5V | 5 | 6 | 7 | mA |
| | | V _{IN} =9V | 5 | 6 | 7 | mA |

| | | | | | | |
|-----------------------------------|---|-------------------------------|------|-----|------|-------|
| I _{SHD} | Input current at power down mode | ENB=V _{IN} =5V | | 14 | | uA |
| | | ENB=V _{IN} =9V | | 28 | | uA |
| | | ENB=V _{IN} =12V | | 45 | | uA |
| Power Amplifier and Driver | | | | | | |
| f _{PA} | Power amplifier switching frequency | | 85 | | 205 | kHz |
| T _{LS_SW} | Low side gate driver rising and falling times | | | 90 | 150 | ns |
| T _{HS_SW} | High side gate driver rising and falling times | | | 100 | 300 | ns |
| P _{OUT_PA_MAX} | Power amplifier maximum output power | | | 15 | | W |
| Internal LDOs | | | | | | |
| V _{OUT_LDO50} | Internal LDO50 output voltage range | V _{IN} >5V | 4.85 | 5 | 5.15 | V |
| I _{OUT_LDO50_MAX} | LDO50 maximum output current | | | | 20 | mA |
| V _{OUT_LDO33} | Internal LDO33 output voltage range | V _{IN} >5V | 3.2 | 3.3 | 3.4 | V |
| I _{OUT_LDO33_MAX} | LDO33 maximum output current | | | | 20 | mA |
| V _{OUT_LDO18} | Internal LDO18 output voltage range | V _{IN} >5V | 1.67 | 1.8 | 1.94 | V |
| I _{OUT_LDO18_MAX} | LDO18 maximum output current | | | | 10 | mA |
| Internal Oscillators | | | | | | |
| f _{OSC60M} | Internal main oscillator frequency Register programmable | V _{IN} >3.3V | 58.2 | 60 | 61.8 | MHz |
| ADC | | | | | | |
| N _{ADC} | ADC resolution | V _{IN} >3.3V | | 12 | | bit |
| f _{SAMPLE} | ADC sampling rate | f _{OSC60M} =60MHz | 210 | 217 | 224 | kSa/s |
| N _{CH_ADC} | ADC channel | | | 8 | | |
| Protection | | | | | | |
| I _{OCL} | I _{IN} over current limit protection | R _{SENSE} =20mΩ | | 2 | 2.15 | A |
| T _{OTP} | Over temperature protection Thermal shutdown temperature | Temperature: 30°C to 160°C | | 150 | | °C |
| T _{OTP_HYS} | OTP hysteresis | Temperature: 160°C to 30°C | | 20 | | °C |
| V _{TS_HOT} | EXT_TS hot temperature protection detection temperature | Temperature: 30°C to 80°C | | 70 | | °C |
| V _{TS_HOT_HYS} | EXT_TS hot temperature protection release temperature | Temperature: 80°C to 30°C | | 60 | | °C |

6. I²C Signal Timing




Figure 5. Timing Diagram for I²C interface

| Symbol | Description | Conditions | Min. | Typ. | Max. | Unit |
|---------------|--|---------------------------|------|------|------|------|
| V_{IL_SDA} | Input low threshold level SDA | $V_{PULLUP}=VDD_IO=3.3V$ | | | 0.7 | V |
| V_{IH_SDA} | Input high threshold level SDA | $V_{PULLUP}=VDD_IO=3.3V$ | 2.6 | | | V |
| V_{IL_SCL} | Input low threshold level SCL | $V_{PULLUP}=VDD_IO=3.3V$ | | | 0.7 | V |
| V_{IH_SCL} | Input high threshold level SCL | $V_{PULLUP}=VDD_IO=3.3V$ | 2.6 | | | V |
| f_{SCL} | SCL clock frequency | | | | 400 | kHz |
| t_{LOW} | SCL clock low time | | 1.3 | | | us |
| t_{HIGH} | SCL clock high time | | 0.6 | | | us |
| t_r | Rise time of both SDA and SCL | | | | 0.3 | us |
| t_f | Fall time of both SDA and SCL | | | | 0.3 | us |
| $t_{SU,STA}$ | Setup time for START condition | | 0.6 | | | us |
| $t_{HD,STA}$ | Hold time for START condition | | 0.6 | | | us |
| $t_{SU,DAT}$ | Data setup time | | 0.1 | | | us |
| $t_{HD,DAT}$ | Data hold time | | | | 0.9 | us |
| $t_{SU,STO}$ | Setup time for STOP condition | | 0.6 | | | us |
| t_{BF} | Bus free time between STOP and START condition | | 1.3 | | | us |

Table 2. I²C Characteristics

Revision History

| Date | Version No. | Description |
|------------|-------------|--|
| 2020/01/19 | 1.0 | Preliminary Release |
| 2020/03/03 | 1.1 | Updated Absolute Maximum Rating for higher voltage controlled. |
| 2020/03/09 | 1.1.1 | Corrected small description for EXT TS example, considering TX response, "Send EPT Transfer" is changed to "End Power Transfer". |
| 2020/08/11 | 1.1.2 | Updated Pin definition and arrangement for the updated flash specification. |
| 2020/09/09 | 1.1.3 | Updated Vin 12V electrical characteristics |
| 2020/09/10 | 1.1.4 | Updated shutdown current performance |
| 2020/09/15 | 1.1.5 | Updated Io definition and corrected typos. |

Ordering Information

| Part Number | Package Type | Shipping Carrier | Package Qty | Eco Plan | MSL Peak Temp | Description | Device Marking |
|-------------|-----------------------------|------------------|-------------|--|--------------------|------------------------------|----------------|
| CWT1504M | QFN 40pin, 5.0mm x 5.0mm | Tape and Reel | 5,000 | Green Satisfied RoHS /Halogen free | Level-3-260C-UNLIM | 15W Wireless charging pad | T8 |

Note) All are satisfied RoHS/Halogen free standard, the detailed report should be acquired by Celfras QRA