

## General Description

CWR1224W can deliver up to 15W as a highly-integrated single-chip wireless medium power receiver IC. As wireless power transfer systems are getting more popular, they require more faster charging and higher efficiency solution. The CWR1224W wireless power receiver IC is compliant with WPC 1.2.4 standard and supports the 5W baseband power profile (BPP) and 15W extended power profile (EPP). The CWR1224W power receiver integrates a synchronous rectifier, a low drop-out regulator, and communication controllers which use Amplitude Shift Keying (ASK) and Frequency Shift Keying (FSK). CWR1224W includes a 32-bit ARM Cortex M0 processor in order to offer high level of programmability according to its applications and it also supports the Foreign Object Detection (FOD) extension in WPC 1.2.4. For achieving chip stability, protection tools are implemented, such as over-current-protection, over-voltage-protection, thermal shutdown, and under voltage lock-out (UVLO). Configurable analog blocks can be used independently and co-operated with the control and communication unit.

## Features Overview

- **Single-chip dual mode 15W receiver for WPC 1.2.4 compliance**
  - WPC 1.2.4 TPT#MP1 (15W)
- **Support 5W baseline power profile (BPP) and 15W extended power profile (EPP)**
- **FOD extension supports**
- **Integrated Synchronous Rectifier Receiver.**
  - Support Output Power up to 15W.
  - High Rectifier Efficiency up to 95%.
  - High System Efficiency up to 90%.
  - Topology Auto Selection operation.
- **Programmable Dynamic Rectifier Voltage Control.**
- **Integrated Programmable Linear Regulator.**
  - Output voltage range of 3.5-12V with 20mV control step.
  - Output current up to 1.7A @ 9V, 1.25V@12V
- **Integrated 32-bit ARM Cortex M0 processor**
  - Integrated MTP for program memory
  - Integrated SRAM for data memory
- **Bi-directional channel communication**
  - FSK demodulation for PTx to PRx
  - ASK modulation for PRx to PTx
- **24-bit Power Calculation support**
- **Received Power Calculation for FOD function**
  - 12-bit ADC for voltage/current measurement.
  - Adaptive Coil Power loss/offset compensation.
- **Programmable Temperature Control.**
- **Transmit Coil and Receive Coil Alignment**
- **Charger Complete and Enable control inputs**
- **End of Power Transfer (EPT) Packet management.**
- **Over Current Limit**
- **Over Voltage Protection**
- **Thermal Shutdown**
- **WLCSP 52B 2.83mm x 3.99mm, 0.4mm pitch**

## Applications

- WPC Compliant Receivers.
- Cell phones and smart phones.
- Digital Cameras.
- Power Banks.
- Wireless Power Embedded Batteries
- Bluetooth Headsets
- Portable Media Players
- Other Hand-held Device

### 1. Description for Implementation




Figure 1. CWR1224W Block Diagram

#### 1.1 Overview

A wireless power charging system is composed of transmitter and receiver. In general, wireless power transmitter will transfer AC power using a power amplifier through a TX inductor coil. Then wireless power receiver will receive AC power through an RX inductor coil which is strongly coupled with the TX coil. In receiver part, rectifier will change the AC power to DC power and Main LDO will transfer the DC power to battery charger.

Figure 1. shows the block diagram of CWR1224W wireless charging receiver IC. CWR1224W receiver will support power transfer up to 15W and it is compliant with WPC1.2.4 standards. It consists of rectifier, Main LDO, internal LDOs, ADC, ASK modulator, 32-bit ARM M0 MCU, MTP, SRAM, etc.

#### 1.2 Rectifier

CWR1224W employs a synchronous active rectifier in order to improve AC to DC power conversion efficiency. The rectifier power conversion efficiency is very important because it has a large influence on overall receiver efficiency. The rectifier in CWR1224W will support full-wave, half-wave and passive mode according to the transferred power level. When the power transfer is started initially, the rectifier will operate in passive mode and supply the system power to overall receive IC.

#### 1.3 Main LDO

Main LDO regulator will transfer DC power from rectifier output to battery charger. LDO in CWR1224W is designed to transfer power up to 15W and its output voltage can be set by user. The output voltage range is 3.5 V to 12.0 V and set the output voltage (VOUT) by either the internal register bits or external resistors ( $R_{V_{OSET1}}$  and  $R_{V_{OSET2}}$ ). The LDO power transistor is designed to minimize its on-resistance because the LDO drop-out voltage is directly related to overall system efficiency. Especially, in case of large power transfer, the LDO drop-out voltage (VRECT-VOUT) should be controlled as small as possible. The Main LDO has the feature of protection that is programmable over current limit (OVP). The OVP protect the Main LDO circuit in the CWR1224W, and external devices on the VOUT node from over current.

#### 1.4 ASK Modulator

CWR1224W power receiver communicates with the power transmitter by ASK modulator. The ASK modulator makes up the WPC standard 2kHz bi-phase signal by switching the capacitors between COMM1/2 and AC1/AC2. Switching the capacitance at AC1/AC2 nodes will change the impedance of transmitter coil. As a result, amplitude modulation is built up.

#### 1.5 FSK Demodulator

The Qi extended power profile (EPP) uses two-way communication for power transfer. In the Qi standard, TX to RX communication is accomplished by frequency shift keying (FSK) modulation over the power signal frequency.

CWR1224W power receiver uses FSK demodulation for receiving protocol data from the power transmitter. FSK encoding signal changes every 256/512 cycles. A comparator makes the quantized signal by comparing AC1 with AC2 and Edge detector detects the transition of the quantized signal and makes bi-phase mark code (BMC).

#### 1.6 ADC

CWR1224W power receiver employs 12-bit SAR ADC because it has low power, small area characteristics and moderate speed performance. ADC monitors important internal voltages and currents and gives the system information to the digital controller.

#### 1.7 Protection

CWR1224W power receiver employs various protection schemes in order to prevent system damage. When the VRECT voltage is too high, the OVP (Over Voltage Protection) function will turn on the clamp path or send the EPT (End Power Transfer) packet to the transmitter. When the Main LDO current is too large, the OCL (Over Current Limit) function will limit the output current. When the temperature inside or outside the chip is too high, the OTP (Over Temperature Protection) function will send the EPT packet to transmitter or shutdown the receiver system.

#### 1.8 Digital Controller

Digital controller of CWR1224W is composed of a 32-bit ARM Cortex M0 processor, MTP, SRAM for program and data memory, etc. The digital controller controls all the analog blocks and entire system to perform power transfer operation according to the wireless power transfer standard, that is, WPC 1.2.4. CWR1224W supports I<sup>2</sup>C interface to communicate with external host.

## 2. Pin-out and description




Figure 2. CWR1224W Pin Configuration (WLCSP 52B 2.83mm x 3.99mm, 0.4mm pitch)

### 2.1 Pin Description (WLCSP 52B 2.83mm x 3.99mm, 0.4mm pitch)

Pin Number	Name	Type	Description
A1	COMM1	O	High voltage open drain output for ASK modulation. Connect 22nF capacitor from AC1/AC2 to COMM1/COMM2 respectively.
A6	COMM2	O	
A2	ALIGNX	I	AC input for coil alignment guide. If this function is not used, connect to GND through a 10kΩ resistor.
A3	SCL	I	I <sup>2</sup> C clock input for internal register access.
A4	VOSET_QF	I	Programming pin for setting the VOUT voltage. Connect VOSET pin to the center tap of the resistor divider to set the VOUT voltage.
A5	RPPG	I	Received power packet gain (RPPG) calibration pin for FOD tuning. This pin should be connected to the center tap of the resistor divider to set the gain of the FOD. If this pin is connected to half of LDO18 voltage, RPPG calibration is disable.
B1	RSV4_CMA	O	High voltage open drain output for ASK modulation. Connect a 22nF capacitor from AC1/AC2 to RSV4_CMA/RSV5_CMB respectively.
B6	RSV5_CMB	O	

B2	ALIGNY	I	AC input for coil alignment guide. If this function is not used, connect to GND through a 10kΩ resistor.
B3	SDA	I/O	I <sup>2</sup> C data input/output for internal register access.
B4	ILIM	I	Over-current limit level programming pin.
B5	ENB	I	Active-low enable pin for the entire chip.
C1, C6	AVSS	GND	Analog ground pin.
C2	SINK	O	Open drain output pin to control the voltage of VRECT. Connect to the resistor from SINK pin to VRECT pin.
C3	INTB	I/O	GPIO type, active low interrupt flag pin. When the fault condition is detected, it is pulled low. The fault conditions are as follows: OVP, OCP, TSD_HOT, ENB=high
C4	RPPO	I	Received power packet offset (RPPO) calibration pin. This pin should be connected to the center tap of the resistor divider to set the offset of the FOD. If this pin is connected to half of LDO18 voltage, RPPO calibration is disable.
C5	DEN_DIGTEST	O	Digital test output pin. Floating for normal application
D1, D2, D3, D4, D5, D6	VOUT	O	Main LDO output pin for delivering power to the battery charger. Connect three 10uF capacitors to GND.
E1, E2, E5, E6, F2, F3, F4, F5	VRECT	O	Internal synchronous rectifier output. Connect three 10uF capacitors to GND.
F1	LDO50	O	Internal 5V LDO output pin. Connect a 1uF capacitor from LDO50 pin to GND. Not for external use.
F6	LDO18	O	Internal 1.8V LDO output. Connect a 1uF capacitor from LDO18 pin to GND. Not for external use.
G1	BOOST1	O	Bootstrap capacitor connection pin for driving the high-side FETs of synchronous rectifier. Connect a 22nF capacitor to AC1/AC2 respectively.
G6	BOOST2	O	
G3	RSV3	-	Reserved pin. This pin can be connected to GND or VOUT, when it is not used.
G4	RSV1_ANA_TEST	O	Analog test output pin. Floating for normal application
G2, H1, H2	AC1	I	AC power input of synchronous rectifier.
G5, H5, H6	AC2	I	
H3	RSV2	-	Reserved pin. This pin can be connected to GND or VOUT, when it is not used
H4	TS_EOC	I	External temperature sensor input. Connect this pin to external NTC thermistor. If not used, connect this pin to LDO18.
J1, J2, J3, J4, J5, J6	PGND	GND	Power ground for synchronous rectifier.

### 3. Application Guide




Figure 3. CWR1224W Typical Application Diagram

#### 3.1 Receiver Coil and Resonant Capacitors

The receiver coil design is related to the overall system application. The coil inductance, shape and material can be chosen according to the applications. The recommended receiver coil inductance for dual mode operation is between 5uH to 10uH. Series and parallel resonant capacitors  $C_s$  and  $C_d$  are set according to WPC specification. The capacitance of the resonant capacitors can be calculated by the following equations.

$$C_s = \frac{1}{L'_S \times (2\pi f_s)^2}$$

$$C_d = \frac{1}{L_S \times (2\pi f_D)^2 - \frac{1}{C_s}}$$

In these equations,  $f_s$  and  $f_D$  are the dual resonant frequencies which cover the power transfer frequency range. Follow WPC Qi 1.2.4 specifications,  $f_s$  is set to 100 kHz and  $f_D$  is set to 1000kHz, respectively.  $L'_S$  is coil self-inductance when placed on the transmitter, and  $L_S$  is the self-inductance when placed away from the transmitter.

#### 3.2 Boost and Communication Capacitors

As shown in Figure 4, two external bootstrap capacitors  $C_{BOOST1}$  and  $C_{BOOST2}$  are needed to drive the high-side FETs of synchronous rectifier. Bootstrap capacitors should have voltage rating of more than 25V and their recommended capacitances are 22nF.

In order to communicate with transmitter, external capacitors should be connected between high voltage open drain output and AC1/AC2 input. CWR1224W will be switching COMM1/COMM2 output in WPC mode. Typical recommended capacitance values are  $C_{COMM1}=C_{COMM2}=C_{CMA}=C_{CMB}=22nF$ .

### 3.3 Output Regulating Capacitors

As shown in Figure 4, rectifier output VRECT and internal LDOs' output VOUT, LDO50, LDO18 should be connected to external capacitor for voltage regulation. Typical recommended capacitance values are  $C_{VRECT}=30\mu F$ ,  $C_{VOUT}=30\mu F$ ,  $C_{LDO50}=1\mu F$ ,  $C_{LDO18}=1\mu F$ , respectively.

### 3.4 Clamp Resistor

When the VRECT voltage is too high, the OVP (Over Voltage Protection) function will turn on the clamp path or send the EPT (End Power Transfer) packet to the transmitter. The clamp path uses high voltage open drain output for analog linear OVP. The recommended resistance value of  $R_{CLAMP}$  is between  $10\Omega$  to  $50\Omega$  according to the transfer power level of application.

### 3.5 Over Current Limit

When the Main LDO current is too large, the OCL (Over Current Limit) function will limit the output current. The current limit level can be adjusted by external resistors and it is calculated as follows,

$$I_{OCL} = V_{ILIM} \times 1.167$$

where,  $I_{OCL}$  is the setting value of over current limit,  $V_{ILIM}$  is the voltage of ILIM pin. The  $V_{ILIM}$  is generated by  $R_{IL1}$  and  $R_{IL2}$  as shown in the Figure 4. It is recommended to set  $I_{OCL}$  to 120% of the target maximum output current. The table1 shows the reference value of  $R_{IL1}$  and  $R_{IL2}$  for over current limit.

Table 1. Setting the Over Current Limit

$R_{IL1}$ [k $\Omega$ ]	$R_{IL2}$ [k $\Omega$ ]	IOUT [A]	$I_{OCL}$ [A]
10	Open	1.8	2.1
10	32	1.25	1.6
10	10	0.80	1.0
10	6.2	0.64	0.8
10	3.2	0.40	0.5

### 3.6 Received Power Packet Offset (RPPO) and Received Power Packet Gain (RPPG)

CWR1224W has the FOD calibration functions which can calibrate received power by offset and gain proportional to output power level when it sends the received power packet to the transmitter. The ratio of the  $R_{RPPG1}$  and  $R_{RPPG2}$  set the gain of the RPPG function. Also, the ratio of the  $R_{RPPO1}$  and  $R_{RPPO2}$  set the received power offset for FOD.

The received power packet offset (RPPO) and received power packet gain (RPPG) calibrations utilize dedicated pins for tuning foreign object detection (FOD). These calibrations tune the received power packet via the voltage levels on the RPPO and RPPG pins, which are determined by the external resistors in divider networks on the 1.8V bias voltage. The voltage level on the RPPO pin is used to add offset in order to shift the Received Power Packet (RPP) globally, and the voltage level on the RPPG pin adjusts the slope gain of the Received Power Packet (RPP).

- The received power packet offset calibration can be tuned by varying the voltage on the RPPO pin from 0.1V to 1.8V corresponding to a power offset range from 55mW to 1000mW.
- The received power packet gain can be tuned by varying the voltage on the RPPG pin from 0.1V to 1.8V corresponding to a gain setting in the range from 0.111 to 1.999.
- To disable the FOD, the RPP0 and RPPG must be connected to GND.

The RPP is adjusted according to Equation 2:

$$RPP[mW] = P_{measured}[mW] \times \frac{RPPG}{2048} [\%] + P_{Loss}[mW] \times \frac{RPPO}{2048} [\%] \quad \text{Equation 2}$$

Where

RPP = Received Power Packet

$P_{measured}$  = measured power from output voltage and current

$P_{Loss}$  = Power receiver power consumption and magnetic field loss

$$RPPO = \frac{V_{RPPO}[V]}{1.8[V]} \times 4095 \quad \text{Equation 3}$$

$$RPPG = \frac{V_{RPPG}[V]}{1.8[V]} \times 4095 \quad \text{Equation 4}$$

### 3.7 Output Voltage Setting (VOSET\_QF)

The CWR1224W has two methods for setting of output voltage. First method, the output voltage (VOUT) of the CWR1224W is programmed by voltage of the VOSET\_QF pin that is set the external resistors  $R_{VOSET1}$  and  $R_{VOSET2}$  as shown in Figure 4.

**Table 2. Setting the VOUT (Output voltage)**

$R_{VOSET1}$ [kΩ]	$R_{VOSET2}$ [kΩ]	VOUT [V]	5 V Operation
10	Open	12	Enable
10	>21	12	Enable
10	0.31k< $R_{VOSET2}$ < 4.9k	9	Enable
OPEN	10	5	Enable
10	<0.3	5	Enable

### 3.8 External Temperature Sensor

When the temperature inside or outside the chip is too high, the OTP (Over Temperature Protection) function will send the EPT packet to transmitter or shutdown the receiver system. In order to sense the temperature outside chip, connect TS\_EOC pin to external NTC (Negative temperature Coefficient) thermistor as shown in Figure 4. The NTC thermistor should be placed close to the heat emission device.

The TS\_EOC voltage  $V_{TS\_EOC}$  can be calculated as follows,

$$V_{TS\_EOC} = LDO18 \times \frac{R_{NTC}}{R_{NTC} + R_{TS1}}$$

In this equation, LDO18 is 1.8V from the internal LDO.

The MCU in the CWR1224W compares the quantitative value of  $V_{TS\_EOC}$  which are generated by ADC with programmable internal reference values.



Recommended NTC resistance ( $R_{NTC}$ ) range is from hundreds of ohm to hundreds of kilo-ohm depending on the temperature. After choosing the appropriate NTC thermistor, you can design  $R_{TS1}$  and  $R_{NTC}$  according to your thermal protection specification. Table 3 shows a TS\_EOC thermal protection design example. In this example, the hot temperature threshold is designed to be 70°C. You can change the hot temperature threshold according to your application by changing the related resistors.

**Table 3. TS\_EOC Thermal Protection Design Example**

Temp [°C]	LDO18 [V]	$R_{NTC}$ [kΩ]	$R_{TS1}$ [kΩ]	$V_{TS\_EOC}$ [V]	ADC_Val [Dec.]	Status
0	1.8	32.7	4.7	1.574	3581	Normal charging operation (Only use the OTP hot)
10	1.8	19.93	4.7	1.457	3314	
20	1.8	12.50	4.7	1.308	2977	
30	1.8	8.05	4.7	1.136	2586	
40	1.8	5.32	4.7	0.955	2174	
50	1.8	3.59	4.7	0.779	1774	
60	1.8	2.48	4.7	0.621	1413	
70	1.8	1.74	4.7	0.487	1107	Send EPT packet
80	1.8	1.25	4.7	0.377	859	
90	1.8	0.91	4.7	0.292	664	

### 3.9 End of Charge

When the voltage of TS\_EOC pin is less than 0.1V, state of CWR1224W becomes the End of Charge (EOC). When the state of CWR1224W is EOC, CWR1224W will send the End Power Transfer (EPT) packet to the transmitter and the transmitter will terminate the delivery power.

### 3.10 ENB

When applying logic high to ENB, CWR1224W is suspended and IC leakage current will be smaller than 10uA. When ENB is logic low level, CWR1224W is enabled for wireless charging.

### 3.11 Alignment Guide (ALIGNX and ALIGNY)

The CWR1224W has the coil alignment feature that gives the information the transmit coil and receive coil alignment during the normal operation. The alignment function in the CWR1224W provide quantitative information on the amount misalignment. That the values of quantitative information (ALIGNX and ALIGNY) are higher is more the coils are misaligned.

### 3.12 PCB Layout Guide

- Keep the trace resistance as low as possible on large current nets as shown in Table 4.
- Resonant capacitors  $C_s$  and  $C_d$  need to be as close to the device as possible.
- Clamp, boost and communication capacitors ( $C_{BOOST1}$ ,  $C_{BOOST2}$ ,  $C_{COMM1}$ , and  $C_{COMM2}$ ) need to be as close to the device as possible.
- Output regulating capacitors  $C_{VRECT}$  and  $C_{VOUT}$  need to be as close to the device as possible.

**Table 4. Large Current Nets**

Net (Ball)	Type	Maximum Current [A]
AC1, AC2	AC	2
VRECT	AC	2
VOUT	DC	2
PGND	AC	2
COMM1, COMM2	AC	1
CLAMP	AC	2

### 3.13 Register Map

The following tables provide the address locations, field names, available operations (R or RW), default values, and functional descriptions of all the internally accessible registers contained within the CWR1224W. The default I<sup>2</sup>C slave address is 24H. The address of each register has a two-byte structure. For example, the low byte of major firmware revision must be read with two bytes address with 00HEX and 04HEX.

**Table 5. Read Register – Device Identification Register**

REG	Bit	Field	Type	Default	Description
0000 <sub>HEX</sub>	7:0	Part_number_L	R	0x00	slave device address low byte
0001 <sub>HEX</sub>	7:0	Part_number_H	R	0x20	slave device address high byte

**Table 6. Read Register – Firmware Major Revision**

REG	Bit	Field	Type	Default	Description
0004 <sub>HEX</sub>	7:0	FW_Major_Rev_L	R	0x01	Major firmware revision low byte
0005 <sub>HEX</sub>	7:0	FW_Major_Rev_H	R	0x00	Major firmware revision high byte

**Table 7. Read Register – Firmware Minor Revision**

REG	Bit	Field	Type	Default	Description
0006 <sub>HEX</sub>	7:0	FW_Minor_Rev_L	R	0x30	Minor firmware revision low byte
0007 <sub>HEX</sub>	7:0	FW_Minor_Rev_H	R	0x05	Minor firmware revision high byte

**Table 8. Read Register – Status Registers**

REG	Bit	Field	Type	Default	Description
0034 <sub>HEX</sub>	7	Vout_Status	R	0 <sub>BIN</sub>	“0” output voltage is off. “1” output voltage is on.
0034 <sub>HEX</sub>	6	Reserved	R	0 <sub>BIN</sub>	Minor firmware revision high byte
0034 <sub>HEX</sub>	5	Reserved	R	0 <sub>BIN</sub>	
0034 <sub>HEX</sub>	4	Reserved	R	0 <sub>BIN</sub>	
0034 <sub>HEX</sub>	3	Reserved	R	0 <sub>BIN</sub>	
0034 <sub>HEX</sub>	2	Thermal_SHTDN_Status	R	0 <sub>BIN</sub>	“0” indicates no over-temperature condition exists. “1” indicates that the die temperature exceeds 130°C or the NTC reading is less than 0.6V. The CWR1224W sends an End Power Transfer (EPT) packet to the transmitter.
0034 <sub>HEX</sub>	1	VRECT_OV_Status	R	0 <sub>BIN</sub>	“1” indicates the rectifier voltage exceeds 20V for VOUT=12V. In this case, the CWR1224W sends an End Power Transfer (EPT) packet to the transmitter.
0034 <sub>HEX</sub>	0	Current_Limit_Status	R	0 <sub>BIN</sub>	“1” indicates the current limit has been exceeded. In this case, the CWR1224W sends an End Power Transfer (EPT) packet to the transmitter.
0035 <sub>HEX</sub>	7:0	Reserved	R	00 <sub>HEX</sub>	

**Table 9. Read Register – Interrupt Status Registers**

REG	Bit	Field	Type	Default	Description
0036 <sub>HEX</sub>	7	INT_Vout_Status	R	0 <sub>BIN</sub>	“0” indicates the output voltage has not changed. “1” indicates the output voltage changed.
0036 <sub>HEX</sub>	6	Reserved	R	0 <sub>BIN</sub>	Minor firmware revision high byte
0036 <sub>HEX</sub>	5	Reserved	R	0 <sub>BIN</sub>	
0036 <sub>HEX</sub>	4	Reserved	R	0 <sub>BIN</sub>	
0036 <sub>HEX</sub>	3	Reserved	R	0 <sub>BIN</sub>	
0036 <sub>HEX</sub>	2	INT_OVER_TEMP_Status	R	0 <sub>BIN</sub>	“1” indicates an over-temperature condition exists.
0036 <sub>HEX</sub>	1	INT_VRECT_OV_Status	R	0 <sub>RINA</sub>	“1” indicates a rectifier over-voltage condition exists.

0036 <sub>HEX</sub>	0	INT_OC_Limit_Status	R	0 <sub>BIN</sub>	"1" indicates the current limit has been exceeded.
0037 <sub>HEX</sub>	7:0	Reserved	R	00 <sub>HEX</sub>	

**Note:** If any bit in the Interrupt Status register 36HEX is "1" and the corresponding bit in the Interrupt Enable register 38HEX is set to "1," the INT pin will be pulled down indicating an interrupt event has occurred.

**Table 10. Read Register – Interrupt Enable Registers**

REG	Bit	Field	Type	Default	Description
0038 <sub>HEX</sub>	7	Vout_Status_INT_EN	R/W	0 <sub>BIN</sub>	"0" disables the INT_Vout_Status interrupt. "1" enables the interrupt.
0038 <sub>HEX</sub>	6	Reserved	R	0 <sub>BIN</sub>	
0038 <sub>HEX</sub>	5	Reserved	R	0 <sub>BIN</sub>	
0038 <sub>HEX</sub>	4	Reserved	R	0 <sub>BIN</sub>	
0038 <sub>HEX</sub>	3	Reserved	R	0 <sub>BIN</sub>	
0038 <sub>HEX</sub>	2	OVER_TEMP_INT_EN	R	1 <sub>BIN</sub>	"0" disables the INT_OVER_TEMP interrupt. "1" enables the interrupt.
0038 <sub>HEX</sub>	1	VRECT_OV_INT_EN	R/W	1 <sub>BIN</sub>	"0" disables the INT_VRECT_OV interrupt. "1" enables the interrupt.
0038 <sub>HEX</sub>	0	OC_Limit_Status_INT_EN	R/W	1 <sub>BIN</sub>	"0" disables the INT_OC_Limit_Status interrupt. "1" enables the interrupt.
0039 <sub>HEX</sub>	7:0	Reserved	R/W	00 <sub>HEX</sub>	

**Table 11. Read Register – Battery Charge Status**

REG	Bit	Field	Type	Default	Description
003A <sub>HEX</sub>	7:0	Batt_Charg_status	R/W	FF <sub>HEX</sub>	Battery charge status value sent to transmitter. <sup>[a]</sup>

[a] Firmware only forwards the data from the application processor to transmitter.

**Table 12. Read Register – End Power Transfer**

REG	Bit	Field	Type	Default	Description
003B <sub>HEX</sub>	7:0	EPT_Code	R/W	FF <sub>HEX</sub>	EPT_Code sent to transmitter.

**Table 13. Read Register – Output Voltage of the Rectifier (VRECT)**

$$V_{RECT} = VRECT[15:0] \times 1[mV]$$

REG	Bit	Field	Type	Default	Description
0040 <sub>HEX</sub>	7:0	VRECT[7:0]	R	-	8 LSB of VRECT voltage in mV
0041 <sub>HEX</sub>	7:0	VRECT[15:8]	R	-	8 MSB of VRECT voltage in mV

**Table 14. Read Register – Output Voltage of the Main LDO (VOUT)**

$$V_{OUT} = VOUT \times 1[mV]$$

REG	Bit	Field	Type	Default	Description
003C <sub>HEX</sub>	7:0	VOUT[7:0]	R	-	8 LSB of VOUT voltage in mV
003D <sub>HEX</sub>	7:0	VOUT[15:8]	R	-	8 MSB of VOUT voltage in mV

**Table 15. Read Register – Output Current of the ISEN (IOUT)**

$$I_{OUT} = IOUT[15:0] \times 1[mA]$$

REG	Bit	Field	Type	Default	Description
0044 <sub>HEX</sub>	7:0	IOUT[7:0]	R	-	8 LSB of IOUT current in mA
0045 <sub>HEX</sub>	7:0	IOUT[15:8]	R	-	8 MSB of IOUT current in mA

**Table 16. Read Register – DIE Temperature**

$$F_{op} = \text{DIE\_TEMP}[15:0] \div 10[^\circ\text{C}]$$

REG	Bit	Field	Type	Default	Description
0046 <sub>HEX</sub>	7:0	DIE_Temp[7:0]	R	-	8 LSB of current die temperature in °C.
0047 <sub>HEX</sub>	7:0	DIE_Temp[15:8]	R	-	8 MSB of current die temperature in °C.

**Table 17. Read Register – Operating Frequency**

$$F_{op} = \text{OP\_FREQ}[15:0] \div 10[\text{kHz}]$$

REG	Bit	Field	Type	Default	Description
0048 <sub>HEX</sub>	7:0	OP_FREQ[7:0]	R	-	8 LSB of the AC signal frequency in kHz.
0049 <sub>HEX</sub>	7:0	OP_FREQ[15:8]	R	-	8 MSB of the AC signal frequency in kHz.

**Table 18. Read Register – ALIGNX**

REG	Bit	Field	Type	Default	Description
004B <sub>HEX</sub>	7:0	Align_X	R	-	8-bit signed integer representing alignment between Tx and Rx coil in the X-direction. The value is application-specific.

**Table 19. Read Register – ALIGNY**

REG	Bit	Field	Type	Default	Description
004C <sub>HEX</sub>	7:0	Align_Y	R	-	8-bit signed integer representing alignment between Tx and Rx coil in the Y-direction. The value is application-specific.

**Table 20. Read Register – Command Register**

REG	Bit	Field	Type	Default	Description
004E <sub>HEX</sub>	7:6	Reserved	R	0 <sub>HEX</sub>	Reserved.
004E <sub>HEX</sub>	5	Clear_Interrupt	R/W	0 <sub>HEX</sub>	If application processor sets this bit to "1," the CWR1224W clears the interrupt pin.
004E <sub>HEX</sub>	4	Send_Battery_Charge_Status_packet	R	0 <sub>HEX</sub>	If the application processor sets this bit to "1," the CWR1224W sends the charge status packet once (from the Batt_Charge_status register; see Table 15) and then sets this bit to "0."
004E <sub>HEX</sub>	3	Send_End_Power_Transfer	R/W	0 <sub>HEX</sub>	If application processor sets this bit to "1," the CWR1224W sends the end power transfer packet (defined in the EPT_Code register in Table 16) to the transmitter and then sets this bit to "0."
004E <sub>HEX</sub>	2	Reserved	R	0 <sub>HEX</sub>	Reserved
004E <sub>HEX</sub>	1	Toggle_LDO_On-OFF	R/W	0 <sub>HEX</sub>	If application processor sets this bit to "1," the CWR1224W toggles the LDO output once (from on to off or from off to on), and then sets this bit to "0."
0038 <sub>HEX</sub>	0	Reserved	R	0 <sub>HEX</sub>	Reserved

### 4. Package Outline




Figure 4. WLCSP 52B Package Outline, 2.83mm x 3.99mm, 0.4mm pitch

## 5. Electrical Characteristics

### 5.1 Absolute Maximum Rating

PIN	Parameter	Rating	Unit
AC1, AC2, COMM1, COMM2, VRECT, SINK, RSV4_CMA, RSV5_CMB	Voltage	-0.3 to 20	V
BOOST1, BOOST2	Voltage	-0.3 to 26	V
VOUT, RSV2, RSV3	Voltage	-0.3 to 15	V
LDO50, ENB, SDA, SCL, ALIGNY, ALIGNX, INTB, RSV1_ANATEST	Voltage	-0.3 to 6	V
LDO18, TS_EOC, VOSET_QF, RPPG, RPPO, ILIM, DEN_DIGTEST,	Voltage	-0.3 to 2	V
PGND, AVSS	Voltage	-0.3 to 0.3	V
AC1, AC2, VRECT, VOUT, PGND	RMS Current	2	A
SINK	Current	1	A
COMM1, COMM2, RSV4_CMA, RSV5_CMB	RMS Current	500	mA

### 5.2 Recommended Operating Condition

Symbol	Description	Min.	Typ.	Max.	Unit
V <sub>RECT</sub>	Rectifier voltage range	4		15	V
I <sub>OUT</sub>	Main LDO output current			1.7	A
I <sub>COMM</sub>	COMM1, COMM2 sink current			500	mA
T <sub>J</sub>	Junction temperature	-30		125	°C
T <sub>A</sub>	Ambient temperature	-30		85	°C

### 5.3 Thermal Information

Parameters	CWR1224W WLCSP 52B 2.83mm x 3.99mm	UNITS
Junction-to-ambient thermal resistance		°C/W
Junction-to-case thermal resistance		°C/W
Junction-to-board thermal resistance		°C/W
Junction temperature , T <sub>J</sub>		°C
Ambient operation temperature		°C
Storage temperature , T <sub>stg</sub>		°C
Lead soldering temperature , T <sub>L</sub> (10s)		°C

### 5.4 ESD

Test Model	RATINGS	UNITS
HBM: all pins	2000	V
CDM: all pins	500	V

### 5.5 ELECTRICAL Characteristics

Unless otherwise specified:  $T_A = -20^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ . Typical values are for  $T_A = 25^{\circ}\text{C}$

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
<b>Synchronous Active Rectifier</b>						
$V_{IN\_RECT}$	AC1, AC2 input voltage range		4.0		20	V
$f_{IN\_RECT}$	AC1, AC2 input frequency range		80		500	kHz
$E_{ff\_RECT}$	AC to DC power conversion efficiency			92		%
$V_{UVLO}$	Under voltage lockout	$V_{RECT}: 0\text{V to }4\text{V}$		3.1	3.2	V
$V_{UVLO\_HYS}$	Under voltage lockout hysteresis	$V_{RECT}: 4\text{V to }0\text{V}$		150		mV
<b>Main LDO</b>						
$V_{IN\_MLDO}$	Main LDO input voltage range		4.0		15	V
$V_{OUT}$	Main LDO output voltage range Register programmable	$V_{RECT}>5\text{V}$	3.5		12	V
$V_{OUT\_MLDO\_STEP}$	Main LDO output voltage control step			25		mV
$I_{OUT\_MLDO}$	Main LDO output current range	$V_{OUT}\leq 9\text{V}$			1.7	A
		$V_{OUT}=12\text{V}$			1.25	A
$P_{SRR\_MLDO}$	Main LDO power supply rejection ratio	$C_{VOUT}=20\mu\text{F}$ DC to 100MHz	20			dB
<b>Internal LDO</b>						
$V_{LDO50}$	Internal LDO50 output voltage	$V_{RECT}>5\text{V}$ , $C_{LDO50}=1\mu\text{F}$ , External load<30mA	4.62	5	5.38	V
$V_{LDO18}$	Internal LDO18 output voltage	$V_{RECT}>3\text{V}$ , $C_{LDO18}=1\mu\text{F}$ External load<30mA		1.8		V
<b>BGR</b>						
$V_{BGR}$	Internal BGR output voltage Register programmable	$V_{RECT}>3\text{V}$		1.22		V
<b>Oscillator</b>						
$f_{OSC}$	Internal oscillator frequency Register programmable	$V_{RECT}>3\text{V}$		15		MHz
<b>ADC</b>						
$N_{ADC}$	ADC resolution	$V_{RECT}>3\text{V}$		12		bit
$f_{SAMPLE}$	ADC sampling rate	$f_{OSC}=15\text{MHz}$		217		kSa/s
$N_{CH\_ADC}$	ADC channel			7		
<b>ENB/CHG_DOWN</b>						



$V_{IH}$	ENB/CHG_DOWN input threshold high		1.5			V
$V_{IL}$	ENB/CHG_DOWN input threshold low				0.5	V
<b>VOSET_QF, ILIM, TS_EOC, RPPO, RPPG, DEN_DIGTEST (Note1)</b>						
$I_{GPIO\_LKG}$	Input Leakage Current	$V_{VOSET\_QF}, V_{LIM}, V_{TS\_EOC}, V_{RPPO}, V_{RPPG}, V_{DEN\_DIGTEST}=0V$ and 1.8V	-1		1	$\mu A$
<b>ALIGN X (Note1)</b>						
$I_{ALIGN\_LKG}$	Input Leakage Current	$V_{ALIGNX} = 0V$ and 5V	-1		1	$\mu A$
<b>I2C Interface - SCL, SDA and INTB</b>						
$I_{LKG\_LOW}$	Input Current @ENB = LOW	$V_{SCA}, V_{SDA}, V_{INTB} = 0V$ and 5V	-1		1	$\mu A$
$I_{LKG\_HIGH}$	Input Current @ENB = HIGH	$V_{SCA}, V_{SDA}, V_{INTB} = 0V$ and 5V	-1		1	$\mu A$
<b>VRECT and VOUT</b>						
$I_{RECT}$	Input Leakage Current	$V_{RECT} = 5V$		2.8		$\mu A$
		$V_{RECT} = 9V$		5.9		$\mu A$
		$V_{RECT} = 12V$		9.0		$\mu A$
$I_{OUT}$	Input Leakage Current	$V_{OUT} = 5V$		13.8		$\mu A$
		$V_{OUT} = 9V$		28.1		$\mu A$
		$V_{OUT} = 12V$		39.9		$\mu A$
<b>Protection</b>						
$V_{OVP\_H}$	VRECT over voltage protection detection level Register programmable	$V_{RECT}: 5V$ to 16V	14	15	21	V
$V_{OVP\_L}$	VRECT over voltage protection release level Register programmable	$V_{RECT}: 16V$ to 5V	12	14	19	V
$I_{OCL}$	$I_{OUT}$ over current limit protection Programmable by $R_{IL1}$ and $R_{IL2}$	$R_{IL1} = 10k\Omega$ $R_{IL2} = 5k\Omega$ $I_{OUT}: 0A$ to 2A		1.6	2.0	A
$T_{OTP}$	Over temperature protection Thermal shutdown temperature	Temperature: 30°C to 160°C		150		°C
$T_{OTP\_HYS}$	OTP hysteresis	Temperature: 160°C to 30°C		20		°C

Note1) Condition :  $V_{RECT} = 5.0V$ ,  $C_{VOUT} = 10\mu F$ , ENB = LOW.

### 6. I<sup>2</sup>C Signal Timing




Figure 7. Timing Diagram for I<sup>2</sup>C interface

Table 3. I<sup>2</sup>C Characteristics

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
V <sub>IL_SDA</sub>	Input low threshold level SDA	V <sub>PULLUP</sub> =LDO18=1.8V			0.6	V
V <sub>IH_SDA</sub>	Input high threshold level SDA	V <sub>PULLUP</sub> =LDO18=1.8V	1.5			V
V <sub>IL_SCL</sub>	Input low threshold level SCL	V <sub>PULLUP</sub> =LDO18=1.8V			0.6	V
V <sub>IH_SCL</sub>	Input high threshold level SCL	V <sub>PULLUP</sub> =LDO18=1.8V	1.5			V
f <sub>SCL</sub>	SCL clock frequency				400	kHz
t <sub>LOW</sub>	SCL clock low time		1.3			us
t <sub>HIGH</sub>	SCL clock high time		0.6			us
t <sub>r</sub>	Rise time of both SDA and SCL				0.3	us
t <sub>f</sub>	Fall time of both SDA and SCL				0.3	us
t <sub>SU,STA</sub>	Setup time for START condition		0.6			us
t <sub>HD,STA</sub>	Hold time for START condition		0.6			us
t <sub>SU,DAT</sub>	Data setup time		0.1			us
t <sub>HD,DAT</sub>	Data hold time				0.9	us
t <sub>SU,STO</sub>	Setup time for STOP condition		0.6			us
t <sub>BF</sub>	Bus free time between STOP and START condition		1.3			us

### 7. Typical Application Schematic and BOM




Figure 8. CWR1224W Typical Application schematic

**Table 4. CWR1224W Evaluation Board V1.0 BOM**

ITEM	REF-DES	QTY	Value	Description	Manufacturer	PCB DECAL
1	L1	1	AlignX Coil			RX_COIL/3X4
2	L2	1	AlignY Coil			RX_COIL/3X4
3	J14-15	2		GENERIC 7 PIN SIP HEADER		SIP-3P
4	J8 J10-13	5		GENERIC 7 PIN SIP HEADER		SIP-7P
5	U1	1	CWR1224W	Qi Compliant 15W Wireless Power Receiver IC	Celfras Semiconductor Inc	WLCSP/50B
6	D2	1	Green	LED, GREEN, 0603	HQ	LED/SMD/0603
7	L3	1	8.4uH	WIRELESS CHARGING COIL ASSEMBLY	Sunlord	RX_COIL/3X4
8	C3 C14	2	100nF/25V	CAP CER 0.1UF 25V X7R 0402 ±10%	Murata Electronics North America	C0402
9	C18-20	3	100nF/50V	CAP CER 0.1UF 50V X7R 0402 ±10%	Murata Electronics North America	C0402
10	C5 C10	2	1uF	CAP CER 1UF 25V X5R 0402 ±10%	Murata Electronics North America	C0402
11	C1 C8-9 C15-16 C23	6	22nF/50V	CAP CER 0.022UF 50V X7R 0402 ±10%	Murata Electronics North America	C0402
12	C17	1	3.3nF/50V	CAP CER 3300PF 50V X7R 0402 ±5%	Murata Electronics North America	C0402
13	C21-22	2	NC/100nF/50V	CAP CER 0.1UF 50V X7R 0402 ±10%	Murata Electronics North America	C0402
14	C4 C6-7 C11-13	6	10uF/25V	CAP CER 10UF 25V X5R 0603 ±20%	Murata Electronics North America	C0603
15	R1	1	0R	RES SMD 0 OHM 1% 1/16W 0402	Yageo	R0402
16	R22	1	0R	RES SMD 0 OHM 1% 1/16W 0402	Yageo	R0603
17	R2-3 R5 R9-10 R13 R16 R18	8	10K	RES SMD 10K OHM 1% 1/16W 0402	Yageo	R0402
18	R8 R21	2	10K	RES SMD 10K OHM 1% 1/16W 0402	Yageo	R0603
19	R17	1	4.7K	RES SMD 4.7K OHM 1% 1/16W 0402	Yageo	R0402
20	R6-7	2	5.1K	RES SMD 5.1K OHM 1% 1/16W 0402	Yageo	R0402
21	R11-12 R14	3	NC	RES SMD 10K OHM 1% 1/16W 0402	Yageo	R0402
22	RX_VOUT TP1-4 TP8-9 TP12-18 VRECT	15	Test Pad			TP/SMD/5015/1.78X3.43
23	R23	1	10K	NTC THERMISTOR 10K OHM 1% 0402	TDK Corporation	TRES/0402
24	D1 D4	2	LNZ8F5V1T5G	GENERIC ZENER-DIODE	LRC	0201/5

### Revision History

Date	Version No.	Description
2019/01/10	1.0	Preliminary Release
2019/05/30	1.1	Change Register Table
2019/07/31	1.2	Change Package Outline & typo
2019/08/06	2.0	Re-defined the product name and power.
2019/08/06	2.1	Added typical schematic and BOM
2019/10/08	2.2	Updated Package info and pin description for better compatibility
2019/10/10	2.2.1	Updated AMR characteristic and application schematic
2019/10/17	2.3	Maximum output voltage and current update.
2020/01/13	2.4	Updated several GPIOs and SCL/SDA leakage current.
2020/02/12	2.5	Modified OCL related equations and updated VRECT/VOUT/Current/OP_FREQ equation, also updated by FSK demodulation.

### Ordering Information

Part Number	Package Type	Shipping Carrier	Package Qty	Eco Plan	MSL Peak Temp	Description	Device Marking
CWR1224W	WLCSP 52, 2.83mm x 3.9 9mm	Tape and Reel		Green (RoHS&noSb/Br)	Level-1-260C-UNLIM		